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In this document I’m going to discuss about the main objective of my thesis towards the
partial fulfillment of MS requirement. Spice software design complexity is increased by
improving its features especially concentrating on the GUI and analysis part of the circuit, while
there’s no active research going on in the area to automate the designing of a circuit such as
finding out the values of the components for particular user defined requirements. This research
concentrates on laying out the ground work for designing and implementation of one such
model.
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CHAPTER 1
INTRODUCTION
There are several Softwares out there in the market which are being used for
circuit simulations. The original SPICE program, SPICE1, was developed at University of
California, Berkeley, and released for public use in May, 1972. By 1975, after the next major
release, called SPICE2, SPICE was being used and adopted by most integrated circuit
manufacturers. Most of the circuit simulation softwares are developed using the spice engine.
Their main focus is making Spice specific schematic entry which allows us to define and save
the circuit analyses, and integrated graphing of the simulation results. They allowed the inclusion
of the commercial software models PSpice models from a user expandable Library. The focus is
on analog circuit analysis and design at the component level and some of them may be dealing
with mixed signals. For emulating real world applications or actual electrical designs these
system level interfaces can be used. There is still research ongoing within developing these
softwares which mainly focus on


Improving the simulation times, reliability, and convergence for the larger designs



Improving the speed of the simulation software without loss of accuracy via integrated
analog and event-driven digital simulations.



Exploring the circuit behavior including all the environment variables that effect the
behavior of circuit using basic DC, AC analysis.

2



Adding Libraries of devices that deals with short channels and also devices of analog and
mixed signal models.



Exploring design relationships with “what if” scenarios before committing to hardware.



Efficient use of Mathematical expressions, functions for simulating the function blocks of
complex circuitry.
There is no advancements in helping out the designers to save time while

modeling and designing a circuit. For example it’ll make the life of a designer very easy if there
is software which will accept input parameters like voltage gain bandwidth and output voltage
swing as it’ll take care of updating the circuit components and save so many man hours in
redesigning the whole circuit for a small change in output requirement. My research concentrates
on designing a software model which would help the designers in redesigning the circuit with
ease and simplicity without actually worrying about the whole calculations part for any changes
in the output requirements or finding out the circuit components values for the required design
requirements. I would be using the Berkeley’s spice software and models as a platform for
achieving such a software model.
My research mostly deals with the model parameter Extraction from the process
parameters by selecting a particular model and linearizing the transistor, checking for suitability
and formulating the admittance matrix which would be later on used for Modified Nodal
Analysis.

3

1.1 Necessity
Let us consider a basic level circuit in the Fig. 1-1 (Cs amplifier) which is designed for a
required output gain of a particular value say X (vo).

Figure 1-1: CS Amplifier

Figure 1-2: Bias Circuit
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1.2 DC Solution
1. For DC analysis capacitors can be considered as open circuited. We can replace the circuit
by a Thevenin equivalent circuit by looking out of the MOSFET terminals as shown in Fig.
𝑉𝐺𝐺 =

𝑉 + 𝑅2 + 𝑉 − 𝑅1
𝑅1 + 𝑅2

𝑅𝑔𝑔 = 𝑅1 ||𝑅2
𝑉𝑆𝑆 = 𝑉 −

𝑅𝑆𝑆 = 𝑅𝑆

𝑉𝐷𝐷 = 𝑉 +

𝑅𝐷𝐷 = 𝑅𝐷

2. Write the loop equation between the VGG and the VSS nodes.
𝑉𝐺𝐺 − 𝑉𝑆𝑆 = 𝑉𝐺𝑆 + 𝐼𝑆 𝑅𝑆𝑆 = 𝑉𝐺𝑆 + 𝐼𝐷 𝑅𝑆𝑆
3. For solving VGS we can use the equation for the drain current.
𝑉𝐺𝑆 = √

𝐼𝐷
+ 𝑉𝑇𝑂
𝐾

4. Solve the equations simultaneously.
𝐼𝐷 𝑅𝑆𝑆 + √

𝐼𝐷
+ [(𝑉𝐺𝐺 − 𝑉𝑆𝑆 ) − 𝑉𝑇𝑂 ] = 0
𝐾

5. Let V1 = (VGG −VSS)−VTO. Solve the quadratic equation for drain current.
√1 + 4𝐾𝑉1 𝑅𝑆𝑆 − 1
)
𝐼𝐷 = (
2√𝐾 𝑅𝑆𝑆

6.

2

Verify that VDS > VGS −VTO to know whether the transistor is in active region or not.
𝑉𝐷𝑆 = 𝑉𝐷 − 𝑉𝑆 = (𝑉𝐷𝐷 − 𝐼𝐷 𝑅𝐷𝐷 ) − (𝑉 − + 𝐼𝐷 𝑅𝑆𝑆 ) = 𝑉𝐷𝐷 − 𝑉𝑆𝑆 − 𝐼𝐷 𝑅𝐷𝐷
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1.3 Small-Signal or AC Solutions:

Figure 1-3: Signal circuit.
1. Redraw the circuit with V + = V − = 0 and all capacitors can be replaced with short
circuits as shown in Fig 1-3.
2. Calculate gm, rs, and r0 from the DC solution.
𝑔𝑚 = 2√𝐾𝐼𝐷

1
𝑟𝑠 =
𝑔𝑚

𝜆−1 + 𝑉𝐷𝑆
𝑟𝑜 =
𝐼𝐷

3. Replace the circuits with their Thevenin Equivalents by looking out of the gate and
source as shown in Fig. 1-4.
𝑣𝑡𝑔 = 𝑣𝑖

𝑅1 ||𝑅2
𝑅 = 𝑅1 ||𝑅2
𝑅𝑖 + 𝑅1 ||𝑅2 𝑡𝑔

𝑣 𝑡𝑒 = 0

𝑅𝑡𝑠 = 𝑅𝑠 ||𝑅3
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Figure 1-4: Signal circuit with Thevenin gate circuit.
Solving for drain current:
Replace the circuit with its Norton equivalent circuit as shown in Fig. 1-5 looking into the drain
terminals. Solve for drain current.

Figure 1-5: Norton drain circuit
𝑖𝑑(𝑠𝑐) = 𝐺𝑚𝑔 𝑣𝑡𝑔 = 𝐺𝑚𝑔 𝑣𝑖
𝐺𝑚𝑔 =

𝑅1 //𝑅2
𝑅𝑖 + 𝑅1 ||𝑅2

1
𝑟0
𝑟𝑠 + 𝑅𝑡𝑠 ||𝑟𝑜 𝑟0 + 𝑅𝑡𝑠
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Solving for the voltage gain.
𝑣0 = −𝑖𝑑(𝑠𝑐) 𝑟𝑖𝑑 ||𝑅𝐷 ||𝑅𝐿 = −𝐺𝑚𝑔 𝑣𝑖
𝑟𝑖𝑑 =

𝑅1 ||𝑅2
𝑟 ||𝑅 ||𝑅
𝑅𝑖 + 𝑅1 ||𝑅2 𝑖𝑑 𝐷 𝐿

𝑟0 + 𝑟𝑠 ||𝑅𝑡𝑠
𝑅𝑡𝑠
= 𝑟0 (1 + 1 ) + 𝑅𝑡𝑠
1 − 𝑅𝑡𝑠 /(𝑟𝑠 + 𝑅𝑡𝑐 )
𝑟𝑠

Voltage Av is given by
𝐴𝑣 =

𝑣0
𝑅1 ||𝑅2
= −𝐺𝑚𝑠
𝑟 ||𝑅 ||𝑅
𝑣𝑖
𝑅𝑖 + 𝑅1 ||𝑅2 𝑖𝑑 𝐷 𝐿

As we designed the circuit for a voltage gain X (Av) all the circuit components are
selected to produce that particular voltage gain. Let us assume there is a small change in
requirements and we need a voltage gain Y, now we need to reevaluate the component values to
produce the desired gain which is a time consuming process.
For a basic one stage circuit we need to solve around 10 equations and it’s
definitely a hectic job for the designer to waste time for such trivial things. If we need to solve
ten equations for a single stage circuit, for a multi stage amplifiers we need to solve like
hundreds of equations. So my research emphasizes to develop this kind of software that would
certainly help the designers to save some time.

CHAPTER 2
LITERATURE REVIEW
2.1 SPICE
SPICE is a computer program which simulates circuit behaviors by accepting
schematics as inputs and give the outputs of terminal currents and voltages. The simulations can
be performed under various operating conditions such as the Nonlinear DC analysis, transient
analysis and AC analysis. The circuit might consist of various circuit elements such as resistors,
capacitors, inductors, uniformed distributed RC lines, nonlinear components and linear
components, dependent sources including MOSFET, JFET’s and BJT’s. SPICE2 was written in
FORTRAN.
After the UNIX computers came in 1980’s it became easy for SPICE to make use
of all the C-shell utilities that were a part of UNIX computers. So this is the reason why SPICE
adopted the C-language, although the basic shell, kernel and the algorithm remained the same.
The new SPICE program written in C-language was called SPICE3 released in 1985. The
following are some softwares that adopted the spice engine as its core for its simulation.

2.1.1 Berkeley SPICE
It is the original SPICE developed by Berkley. It is released to public and can be
run using UNIX computer. The latest version of SPICE3f5, supports BSIM3v3.1 model but not
any higher versions. BSIM3v3.2 and higher are supported by SPICE3e2.
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2.1.2 I-SPICE
It is the interactive spice developed and is the commercial version of SPICE.

2.1.3 HSPICE
It was created by Meta-Software and now owned by Avant. It also has an
interactive user interface with its GUI which either accepts the circuit schematics either in the
form of command line arguments and with special interface. BSIM2, BSIM3v2, and BSIM3v3
models which were developed by UC Berkley are implemented as levels 39, 47, and 49,
respectively. Its proprietary MOSFET model is still the most used model in colleges.

2.1.4 PSPICE
First PC-based version of SPICE was created by Micro-SIM which was acquired
by ORCRAD. Now it is the most famous SPICE version which was being widely accepted in
the Industries and by students. It supports all the BSIM models as well as the complete IC
models along with short channel devices. SPECTRE created the improved version of Berkeley
SPICE that takes into account various problems that are common in the circuits that operated at
radio frequencies. It supports all the Berkley’s SPICE models.
2.2 Spice Simulator
Here's a simplified block diagram of the main SPICE program flow in Fig. 2-1.
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Figure2-1: Block diagram
We can divide the algorithm into three working steps:
1) The Most important part of the SPICE is Nodal analysis (blocks 3 and 4) which is performed
by solving the nodal equations of circuit voltages.
2) The inner loop is responsible for finding the solution for nonlinear circuits. In this phase
(2-6) nonlinear devices are replaced by equivalent linear models. It takes a lot of iterations
before the calculations are converged into a solution.
3) The outer loop goes together with the inner loop for creating equivalent linear models
for nonlinear energy storage components and performing a Transient Analysis.
2.2.1 ALGORITHM IN ACTION:
Over all spice can do these following functions:


DC Analysis

11



Transient Analysis (Time Response)



AC Analysis (Frequency Response)

Apart from these, SPICE also serves up some extended analysis like sensitivity, Fourier analysis,
noise analysis (white or Gaussian), etc.
2.2.2 DC ANALYSIS:
For AC analysis and Transient analysis we need the bias point or the operating
point which gives the initial solution of the circuit which is the DC analysis. A DC sweep is
performed on the circuit multiple times as you sweep the circuit across the defined range. All the
nonlinear components like capacitors, inductors and semiconductor elements are ignored for this.
It’s really easy for the simulator to perform the DC Analysis on Linear circuits as
only two blocks of the algorithm are really needed. It’s as simple as loading the Nodal Matrix,
solve the nodal equations using Gaussian Elimination.
Spice works differently with non-linear devices, it creates linear models for the
nonlinear devices by guessing the operating point for models it created and then it does the same
thing as it does it with linear devices. The loop (1-6) finds the solution as creating the equivalent
linear models, solve the Nodal Matrix for circuit voltages, check it whether it is converged and if
its not choose a new operating point based on the new voltages and start all over again. It stops
when its converged and a solution is reached.
Example: First it guesses an operating point. After solving the Nodal equations,
the voltage found across the nonlinear component serves as the next trial operating point and a
new model is created. Again, the nodal equations are solved and the next trial operating point is
found. Repeat as necessary until it converges to a solution.
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It assumes to converge when the changes in circuit voltages and currents, between one iteration
(n) and the last iteration (n-1), are smaller than some limit.
Step 1: Guess at the diode's initial trial operating point.
Step 2: Create linear companion models.
Step 3: Solve Nodal Equations.
Step 4: Convergence?
If its not, Use the calculated nonlinear component voltage as new trail operating point for
iteration. Go to step 2. If its yes go to step 6.
Step 6: Stop iterations, solution reached
2.2.3 TRANSIENT ANALYSIS:
Spice performs Transient analysis for Linear circuits completing the outer loop
ignoring 2 and 5. Once the initial operating point is found, the energy storage components. For
nonlinear elements after the initial operating point is found and the equivalent models are formed
which are suited for Nodal equation solver, SPICE completes the nonlinear loop at each time of
Transient analysis.
Spice decrease the long simulation times by dynamically adjusting the time step
and also improves the accuracy. If the circuit voltages and currents are changing rapidly the time
step will be decreased. A higher level of accuracy will be achieved by using a smaller time step.
It increases the time step to avoid long simulation times if voltages and currents are not changing
rapidly.
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2.2.4 AC ANALYSIS:
It performs AC analysis in two steps.
Step 1 It goes after the Non Linear Circuit loop first to find the DC operating point which
ignores all the nonlinear energy storing elements and all the semiconductor elements.
Step 2 This step sticks to the 3 and 4 steps of the algorithm, but for the latest versions of SPICE
the engine performs the Modified Nodal Analysis which loads the Nodal matrix with Real and
Imaginary parts of impedance for the energy storing elements and other nonlinear components to
form the Sparse matrix or admittance matrix. SPICE replaces the nonlinear behaviors by their
linearized small signal equivalents. At last the voltage and current supplies are set to zero and the
signal source will be having a unity value, blocks 3 and 4 are repeated for all the frequencies.
Nodal analysis finds the terminal voltages and currents in terms of phase and magnitude for each
node. After that it is multiplied by the original value.
2.2.5 SPICE CONTROL:
Within all these years and all updated versions SPICE provides a variety of
options to control its operation and working.


The number of maximum iterations it can do in a Non-linear loop, which prevents it
going into infinite loop and ending up in cease of operation.



The required values to be set which says that solution in converged.



The option of selecting the initial operation point.



An option to choose the time step in Transient analysis.



It provides a lot of methods to create linear companion models and an option to select
one of those.
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2.2.6 WORKING IN DETAIL:
SPICE consider the behavior of devices with respect to its device libraries and
also the constants that help with conservation, its equations model the nonlinear components by
converting into its linearized forms and also the linear components at different nodes and
branches of the circuit. It solves the nonlinear circuit equations by small signal analysis, for
example it takes the linear operating point approximations for a nonlinear element and it solves
the system of linear equations until the solution is converged. Once the nonlinear elements are
linearized it is represented in the form of a solution Ax=b.
Where
A is a matrix of circuit conductance
b is the vector of known current and voltage quantities and
x is the vector of unknown voltages and branch currents.
Spice forms the matrix A by using a technique called Modified Nodal Analysis
(MNA), it basically assemble the circuit equations formed by MNA. Modified Nodal Analysis is
an improvised version of normal nodal analysis which has an efficient way of handling voltage
sources and current controlled sources. Kirchhoff’s current law is applied at all the nodes of the
circuit with voltages at the nodes to be considered unknown. It now uses the unknown currents
through some of the branches for representing the current controlled sources of the circuit.
SPICE calculates the values of elements A and b from the device related model equations that
describe the behavior of the device under various conditions. SPICE also provides opportunity to
add more devices to the library and use them in the circuit. It then describe the transconductance
of the device in the Model evaluation phase. In the next phase it solves for the unknown values
that are in the matrix x using a sparse matrix solver in the Matrix solve phase. All these steps go
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into the SPICE working algorithm represented in Fig 2-2. Operating point calculation is done by
the inner loop for the nonlinear circuits whereas the outer loop models takes care of the transient
analysis for the dynamic energy storing elements like capacitors. Loop management control is
done by the Iteration control phase.

Figure 2-2: Detailed Working

Example:
Let’s consider the example in the Fig. 2-3
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Figure 2-3 Example circuit
Considering the nonlinear differential equations that can define the circuit
behavior in equations 2.1- 2.6. The nonlinear device diode and time varying devices capacitor
can be represented using their equivalent linear counter parts in equation 2.2 and equation 2.3.
Converting those equations into Ax=b form we have
1

𝐺1
[−𝐺1
1

𝐼(𝑅1 ) = (𝑉1 − 𝑉2 ) . 𝑅1

(2.1)

𝐼(𝐷1 ) = 𝐺𝑒𝑞 (𝐷1 ). 𝑉2 + 𝐼𝑒𝑞 (𝐷1 )

(2.2)

𝐼(𝐷1 ) = 𝐺𝑒𝑞 (𝐶1 ). 𝑉2 + 𝐼𝑒𝑞 (𝐶1)

(2.3)

I(V1 ) = I(R1)

(2.4)

I(R1) = I(C1) + I(D1)

(2.5)

𝑉1 = 𝑉1

(2.6)

−𝐺1
1
𝐺1 + 𝐺𝑒𝑞 (𝐶1) + 𝐺𝑒𝑞 (𝐷1) 0 ]
0
0

X

𝑉1
[ 𝑉2 ]
𝐼(𝑉1)

0
(𝐶1)
[𝐼
+ 𝐼𝑒𝑞 (𝐷1)]
=
𝑒𝑞
𝑉1
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2.2.7 MODEL-EVALUATION
In this phase SPICE calculates the conductance and currents of various elements
of the circuit and updates the respective entries. Considering the equations for the example
circuit and filling the matrix with linear equations formed for the circuit.
𝐼(𝑅1) = (𝑉1 − 𝑉2 ). 𝐺1
2.𝐶𝐼

(2.7)

2.𝐶𝐼

𝐼(𝐶1) = ( 𝛿𝑡 ) . 𝑉2 − ( 𝛿𝑡 ) . 𝑉2𝑜𝑙𝑑 + 𝐼 𝑜𝑙𝑑 (𝐶𝐼)
𝐼𝑠

𝑣2
𝑣𝑗

I(D1) = (𝑣 . 𝑒 ) . 𝑉2 + 𝐼𝑠 . ( 𝑒
𝑗

𝐺1
[−𝐺1
1

−𝐺1
𝐶1

𝑉2
𝑣𝑗

(2.8)

− 1) 0

(2.9)

1
𝐼𝑠

𝑣2

𝑗

𝑗

𝐺1 + (2. 𝛿𝑡 ) + (𝑣 ) . 𝑒^(𝑣 ) 0
0

]

𝑉1
[ 𝑉2
]
𝐼(𝑉1)

X

0
0
𝐶1

[− ((2. ) 𝑋𝑉2𝑜𝑙𝑑
𝛿𝑡

+𝐼

𝑜𝑙𝑑 (𝐶1))

+ 𝐼𝑠 . (𝑒

𝑣2
𝑣𝑗

=

− 1)]

𝑉1
As we discussed already calculating the conductance needs to be done only at the
beginning of the simulation. For nonlinear elements it will be carried out in two steps, it first
calculate the operating point of the nonlinear devices using Newton-Raphson method and this
will be done for every time step. For nonlinear time variant components SPICE has to calculate
the terminal voltages and currents at each time step based on the voltages in the previous step.
Calculation of the device model parameters will be done prior to this for every time step.
2.2.8 MATRIX SOLVE
As described simulator uses Modified Nodal Analysis to use the circuit equations
and use the coefficients to form matrix A. Let’s consider the number of circuit elements be N
which are dependent on a few other elements of the circuit, now there will be a constant number
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of entries say O for every row of the matrix. So the Modified Nodal Analysis will be sparse with
O nonzero entries out of the O entries of matrix, which means almost all of the entries are
nonzero.
If we have any kind of independent sources like voltage sources and inductors an
asymmetry will be added to the symmetric structure of the matrix. One thing which won’t
change during the entire simulation is the nonzero structure of the matrix which is denied by the
topology of circuit. For every iteration of Newton-Raphson method the only thing that’s going to
change is the numerical values of the nonzero elements of the matrix with values contributed
from the nonlinear elements. Finding out the values of unknown voltages and branch currents
can be done by solving the system of linear equations Ax=b.
𝐴. 𝑥 − = 𝑏 −

(2.10)

𝐿. 𝑈. 𝑥 − = 𝑏 −

(2.11)

𝐿. 𝑦 − = 𝑏 −

(2.12)

𝑈. 𝑥 − = 𝑦 −

(2.13)

𝑎12
𝑎22
𝑎32

(2.14)

𝑎11
[𝑎21
𝑎31
1
[𝑙21
𝑙31
1
[𝑙21
𝑙31

0
1
𝑙32
0
1
𝑙32

𝑢11
[0
0

𝑎13
𝑥1
𝑏1
𝑎23 ] . [𝑥2 ] = [𝑏2 ]
𝑎33 𝑥3
𝑏3

0 𝑢11
0] . [ 0
0
1
𝑦1
0
0 ] . [𝑦2 ]
𝑦3
1

𝑢12
𝑢22
0

𝑢12
𝑢22
0

𝑢13 𝑥1
𝑏1
𝑢23 ]. [𝑥2 ] = [𝑏2 ]
𝑢33 𝑥3
𝑏3

𝑏1
= [𝑏2 ]
𝑏3

𝑢13 𝑥1
𝑦1
𝑢23 ] . [ 𝑥2 ] = [𝑦2 ]
𝑦3
𝑢33 𝑥3

(2.15)

(2.16)

(2.17)
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This admittance matrix or the sparse matrix is addressed by the routine called
sparse direct matrix solver. It’ll first try to reduce the number of entries using a method called
Markowitz reordering. It’ll minimize the additional non-zero entries which were added in the
phase of LU factorization. Then it tries to attain numerical stability by dynamically finding out
the pivot positions and hence factorize the matrix, its main purpose is to generate the lower and
Upper triangular components so that it can form the A=LU as shown in Equation 2.15. So in the
last step it calculates x using the Front solve (Ly=b) in Equation 2.16 and Back solve (Ux=y) in
Equation 2.17 techniques.
2.3 Spice Model
I discussed about the various versions of SPICE that were derived from the
Berkley SPCIE, however I did not explain the difference between a SPICE simulator and a
SPCIE device model. SPCIE simulator and device model together can be called a SPICE
program. There can be a lot of Semiconductor devices in the circuit or other devices. But here
I’m considering only MOSFET models as my research emphasizes on finding out the equivalent
linearized model of an MOSFET. A device model is something that details you the device
behavior under various bias conditions. If we consider DC analysis the input of the MOSFET
will be given at either drain to source or gate to source or bulk to source whereas output will be
the terminal currents or the voltages. So for every model there will be certain model parameters,
the outcome of terminal currents vary according to these model parameters and device model
equations. It becomes a bit complicated how we enter values into the SPICE model while
transient analysis. How SPICE does this is it adds up the time derivative of the bias voltages, in
addition to the absolute values of biases at every instant of time. So the normal SPICE model
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output becomes output at a specified instant of time. Noise analysis can also be performed at
particular set of bias condition and frequency.
I’ll be using the circuit in the Fig. 2-4 to explain how SPICE simulator interacts
with the SPICE model. From the circuit we can know that the input bias current is given and
terminal voltages and currents are unknown. The simulator tries to guess a solution for the
unknown nodal voltages and currents. Some of these guessed values will be used in the SPICE
model to bias the MOSFET (V2 and V3). In the next step SPICE calculates the currents through
the terminals and pass them back to the simulator. Now as simple as it is simulator checks for the
fulfilment of Kirchhoff’s law at each node. As SPICE just guesses for the first time it more
probably likely that Kirchhoff’s law will be failed. Now the partial derivatives of the currents
with respective to voltages are calculated. These values will be implemented in the NewtonRaphson’s method to guess the nodal voltages for the next iteration. These newly guessed values
will be again passed to the device model for calculating the terminal currents. With each
iteration, the guessed voltages will approach the actual solution. This process will be continued
until KCL is satisfied at every node. The iterations will cease once the difference between the
voltages or currents between two successive iterations fall under a specified tolerance value.

Fig 2-4 Matrix Solve circuit
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There are various models for MOSFET. Some of them are:
2.3.1 Level1: This model is most often referred as Shichman-Hodges model which is the original
model since the inception of Berkley SPICE. The model equations that define the device in this
model are so simple and similar to those of the ones in the textbooks. The C-V portion of this
model is a Meyer model.

2.3.2 Level 2: This is the first model to address short channel effects like velocity saturation.
This model is a bit more complicated than the Level 1 model and has some convergence issues.

2.3.3 Level 3: This model can be said to be a simplified version of Level2. It’s very popular for
circuit design and has less issues. However it’s not scalable.

2.3.4 BSIM (Level 4): It is the short channel IGFET model from Berkley called as Level 4
model. It concentrates more on the parameters and equations that deal with various effects.

2.3.5 HSPICE Level 28: This is developed by Meta software and similar to BSIM. It has a
superior binning strategy, scalable and has mathematical description of transition region. It’s
popular for analog design.

2.3.6 BS1M2 Level 39: It’s an extension to BSIM, with support to analog design.
2.3.7 BSIM3: It uses a single equation to describe device characteristics in various operating
regions with the help of smoothing functions. It has 3 versions. BSIM3v1 and BSIM3v2 used to
have a lot of mathematical problems which were addressed in BSIM3v3 which later has two
variations BSIM3v3.2.1 and BSIM3v3.2.2. It’s accurate for 0.18um technologies.
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2.3.8 Model 9: It is known as the first non-Berkley model which was available for the public
use. It also employed smoothing functions like BSIM3 to achieve continuity in device
characteristics. It’s as good as BSIM3 and developed by Philips Laboratories.

2.3.9 EKV Model: It’s more of unique model which uses bulk referencing whereas all other
device models go with source referencing.

2.3.10 BSIM 4: It’s the latest entry for the BSIM family released in 2000. It has a lot of
improvements over BSIM3. It has an enhanced transistor noise modeling with consideration of
some extrinsic parasitics.
The newest addition to the BSIM family, made public in the year 2000. BSIM4 offers several
improvements over BSIM3, not just in the traditional I-V modeling of the intrinsic transistor, but
also in the transistor's noise modeling, and in the incorporation of extrinsic parasitics.

CHAPTER 3
RESEARCH
My work actually concentrates on how the actual mosfet is replaced by its
equivalent spice model during the Transient analysis or AC analysis phase of simulation of a
circuit by a simulator running on spice engine.
For this I started to work on the spice model BSIM4v4.7 which is the latest model
released by Berkley addressing the effects of process parameters on the equivalent circuit
components of a MOSFET model in the sub Nanometer region. Working on this model I’m able
to figure out the equations for the drain current, threshold voltage and also the transconductance
parameters. But the actual problem started when I wanted to crosscheck my handmade
calculations with the values produced by a circuit simulator. As BSIM4V4.7 is not an industry
standard no circuit simulator is currently using it.
Second problem was to study the source code of the spice engine and able to
figure out the equivalent circuit pertaining to a particular SPICE model. As Berkley ceased the
open source concept for Spice engine, SPICE Bf5 being its last which can only support till
BSIM2v2.
To get the source code of various softwares I tried to go backwards, whether I can
get the source code using the .exe files of the software in which I failed. And with the suggestion
from my advisor Dr.Hashemian I changed my path and started to work on the Spice BF5, and I
selected the industry standard model of BSIM3v3 which is also called as MOSFET model
LEVEL=49, addressing the channel lengths of 250 Nanometers region.
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I’ll try to explain my whole work in a simpler way by the steps which I followed
Step1: Selecting a MOSFET model (Preferably a model which deals with short channel devices)
preferably one of the BSIM models.
Step 2: Parameter extraction using the layout parameters.
Step 3: Finding the Y-parameters, reproducing the equivalent circuit of the selected model and
analyzing it.
Step 4: Calculation of the parameters that are the part of the equivalent circuit
3.1 BSIM3v3:
BSIM 3 is just like the models before it. Several effects are now included in
BSIM3, still some are not included though. I’ll try to give some of my findings now.
 BSIM3 is the MOSFET model applicable for both n-channel and p-channel devices. As
the equations that are governing the dynamics of the channel, BSIM 3 can also be used
for GaAS(Hetero Junction field-effect transistor) or HEMT(high electron mobility transistor)
with some modification. However, BSIM3 is not good for GaAS MESFET as their
equations governing channel dynamics differ.
 BSIM3 works for depletion-mode devices as good as it works for conventional enhancementmode devices.
Effective length of the channel calculation is
Leff= L- 2 . LINT,
Where L is specified drawn length of the device, and LINT is a SPICE parameter.
Similary ,
Effective width of the channel is given by
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Weff= W – 2 . WINT.
 BSIM3v3 is also a scalable model which is proved with L=0.18um without binning. This
is because BSIM3 includes variety of short-channel effects such as drain induced barrierlowering, reverse short channel effects which were only found in short-channel and narrowwidth devices.
 BSIM3v3 is sufficient for majority of analog and digital circuit simulation, the reason it
is chosen as an industry standard. However for fast-speed analog or rf applications, a circuit
which includes parasitic elements is essential.
 BSIM3v3 is a charge conversative model, i.e. the sum of currents that is flowing into
four terminals of MOSFET is always zero even in transient simulation.
 BSIM3v3 is a physical model. You can find strong relation with fabrication process and
its parameters of device design.
 BSIM3 includes the parasitics such as the overlap and fringing capacitances as well as the
bulk-source and bulk-drain diodes. The inner fringing capacitance has its significance only
when the channel is not yet inverted. The parasitic capacitance between the drain and source
contacts, important in sub-quarter-micron devices, is neglected. The modeling of the
parasitic diodes behaviors in BSIM3 is sufficient only when the diodes are reverse-biased. The
modeling in the forward-biased region is not complete, although this operating region is hardly
encountered in a normal MOSFET operation.
 The source and drain resistances are included but gate and bulk resistances are not.
 BSIM references the terminal voltages as source. BSIM3 has asymmetry problems at Vds=0
as many device parameters become discontinuous as Vds crosses zero.
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BSIM3 includes the effects of temperature of first order. Degradation of mobility and

increase in the threshold voltage are modeled.


BSIM3v3 was developed based on Poisson’s equation using gradual channel

approximation and coherent quasi 2D analysis, taking effects of device geometry into
consideration. Following phenomena were observed:
o

Short and narrowchannel effects on threshold voltage.

o

Non-uniform doping effect in vertical and horizontal direction.

o

Mobility reduction due to vertical field.

o

Bulk charge effect.

o

Velocity saturation.

o

Drain induced barrier lowering.

o

Channel length modulation.

o

Substrate current induced body effect.

o

Sub threshold conduction.

o

Source/drain parasitic resistances.

3.2

Parameter Extraction
Parameter extraction is an important part of device modeling. Many different

extraction methods have been developed. The appropriate methodology depends on the model
and on the way the model will be used. So I need to select a proper optimization and extraction
strategy for the parameter extraction.
3.2.1 Extraction Strategies
There are two different strategies for extracting model parameters.
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Single device extraction strategy, one uses the experimental data from a single device to extract a
complete set of model parameters. This strategy can fit one device very well, but may not fit
other devices with different geometries. If only one channel length and width is used, parameters
which are related to channel length and channel width dependencies cannot be determined.
Group Extraction Method, parameters are extracted using the experimental data from multiple
devices having different W’s and/or L’s. This strategy may not fit one device extremely well, but
can fit many devices with different geometries reasonably well.

3.2.2 Optimization Strategies
There are two optimization strategies for model parameter extraction.
Global optimization lets the computer find one set of parameters which best fit all
the available experimental data. Global optimization may minimize the error between the
simulation results and the available experimental data. However, any particular parameter
extracted by global optimization may not have a close resemblance to its actual physical value.
Local optimization, each parameter is extracted in a certain operation region
where its corresponding device’s behavior is dominant. Parameters optimized locally may not
perfectly fit the experimental data in all the operating regions, but they are closely related to the
physical processes at work.
Parameter extraction is not really the main focus of my thesis, and so Instead of extracting the
parameters of a wafer and then using it I got the parameters calculated by MOSIS. The
parameters for the wafer are as follows.
Example: MODEL CARDS NMOS Model
.model nchnmos level=49
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+ Tnom=27.0
+ nch=1.024685E+17 tox=1.00000E-08 xj=1.00000E-07
+ lint=3.75860E-08 wint=-2.02101528644562E-07
+ vth0=.6094574 k1=.5341038 k2=1.703463E-03 k3=-17.24589
+ dvt0=.1767506 dvt1=.5109418 dvt2=-0.05
+ nlx=9.979638E-08 w0=1e-6
+ k3b=4.139039
+ vsat=97662.05 ua=-1.748481E-09 ub=3.178541E-18 uc=1.3623e-10
+ rdsw=298.873 u0=307.2991 prwb=-2.24e-4
+ a0=.4976366
+ keta=-2.195445E-02 a1=.0332883 a2=.9
+ voff=-9.623903E-02 nFactor=.8408191 cit=3.994609E-04
+ cdsc=1.130797E-04
+ cdscb=2.4e-5
+ eta0=.0145072 etab=-3.870303E-03
+ dsub=.4116711
+ pclm=1.813153 pdiblc1=2.003703E-02 pdiblc2=.00129051 pdiblcb=-1.034e-3
+ drout=.4380235 pscbe1=5.752058E+08 pscbe2=7.510319E-05
+ pvag=.6370527 prt=68.7 ngate=1.e20 alpha0=1.e-7 beta0=28.4
+ prwg=-0.001 ags=1.2
+ dvt0w=0.58 dvt1w=5.3e6 dvt2w=-0.0032
+ kt1=-.3 kt2=-.03
+ at=33000
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+ ute=-1.5
+ ua1=4.31E-09 ub1=7.61E-18 uc1=-2.378e-10
+ kt1l=1e-8
+ wr=1 b0=1e-7 b1=1e-7 dwg=5e-8 dwb=2e-8 delta=0.015
+ cgdl=1e-10 cgsl=1e-10 cgbo=1e-10 xpart=0.0
+ cgdo=0.4e-9 cgso=0.4e-9
+ clc=0.1e-6
+ cle=0.6
+ ckappa=0.6
Example PMOS Model
This is an example of a PMOS model. Note that VTH0 is negative.
.model pch PMOS level=49
+ Tnom=27.0
+ nch=5.73068E+16 tox=1.00000E-08 xj=1.00000E-07
+ lint=8.195860E-08 wint=-1.821562E-07
+ vth0=-.86094574 k1=.341038 k2=2.703463E-02 k3=12.24589
+ dvt0=.767506 dvt1=.65109418 dvt2=-0.145
+ nlx=1.979638E-07 w0=1.1e-6
+ k3b=-2.4139039
+ vsat=60362.05 ua=1.348481E-09 ub=3.178541E-19 uc=1.1623e-10
+ rdsw=498.873 u0=137.2991 prwb=-1.2e-5
+ a0=.3276366
+ keta=-1.8195445E-02 a1=.0232883 a2=.9
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+ voff=-6.623903E-02 nFactor=1.0408191 cit=4.994609E-04
+ cdsc=1.030797E-3
+ cdscb=2.84e-4
+ eta0=.0245072 etab=-1.570303E-03
+ dsub=.24116711
+ pclm=2.6813153 pdiblc1=4.003703E-02 pdiblc2=.00329051 pdiblcb=-2.e-4
+ drout=.1380235 pscbe1=0 pscbe2=1.e-28
+ pvag=-.16370527
+ prwg=-0.001 ags=1.2
+ dvt0w=0.58 dvt1w=5.3e6 dvt2w=-0.0032
+ kt1=-.3 kt2=-.03 prt=76.4
+ at=33000
+ ute=-1.5
+ ua1=4.31E-09 ub1=7.61E-18 uc1=-2.378e-10
+ kt1l=0
+ wr=1 b0=1e-7 b1=1e-7 dwg=5e-8 dwb=2e-8 delta=0.015
+ cgdl=1e-10 cgsl=1e-10 cgbo=1e-10 xpart=0.0
+ cgdo=0.4e-9 cgso=0.4e-9
+ clc=0.1e-6
+ cle=0.6
+ ckappa=0.6
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3.3 Y- Parameters :
Before trying to figure out the equivalent circuit of the BSIM3v3’s MOSFET
model, the first step would be to find the Y-parameters of the model as MOSFET is a four
terminal device. From various sources such as the professors from university of Berkley and
also the engineers, with their help I was able to reproduce the equivalent circuit from the source
code of BSIM3v3 model.
There are several parasitic capacitances involved, drain-bulk junction capacitance,
Cj,DB; source-bulk junction capacitance, Cj,SB; gate-source overlap capacitance (taken to be
identical to the gate-drain capacitance), Cov; gate-source fringing capacitance (taken to be
identical to the gate-drain fringing capacitance), Cf ; and the gate-bulk wiring capacitance, Cgb,o.
Unlike the intrinsic device capacitances, all of these parasitic capacitances are determined
exclusively by the terminal voltage appearing between the two ends of the capacitor. These
capacitors are actually reciprocal. For example lets consider CgS,p as the parasitic gate-source
capacitance, defined as ∂QG,p/∂Vs where QG,p is the portion of the gate charge associated with the
parasitic capacitance. The reciprocal nature of parasitic capacitance means that C gs,p is the same
as Csg,p, which is ∂QS,p/∂VG.
𝐶𝑔𝑑,𝑝 = 𝐶𝑑𝑔,𝑝 = 𝐶𝑜𝑣 + 𝐶𝑓

(3.1)

𝐶𝑔𝑠,𝑝 = 𝐶𝑠𝑔,𝑝 = 𝐶𝑜𝑣 + 𝐶𝑓

(3.2)

𝐶𝑏𝑑,𝑝 = 𝐶𝑑𝑏,𝑝 = 𝐶𝑗,𝐷𝐵

(3.3)

𝐶𝑏𝑠,𝑝 = 𝐶𝑠𝑏,𝑝 = 𝐶𝑗,𝑆𝐵
𝐶𝑔𝑏,𝑝 = 𝐶𝑏𝑔,𝑝 = 𝐶𝑔𝑏,0

(3.4)
(3.5)
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Cov, Cf, Cj,DB, Cj,SB, and Cgb,0 are the parasitic capacitances modeled in BSIM3.
When an inversion channel exists, the overlap capacitance is calculated by the standard formula
Cov= ἐox/Tox. W . Lov
Where W is width
Lov is the overlap distance;

Tox is the oxide thickness.

The overlap capacitance is not only parasitic capacitance between the gate and the
source. Cf is used to model the capacitance associated with the fringing field at the end of
overlap area. Cov is determined by CGDO, CGD1 and CKAPPA for the drain side, and CGSO,
CGS1 and CKAPPA for the source side.
The sixteen device capacitances modeled in BSIM3 with the parasitic capacitances included are:
𝐶𝑔𝑔,𝑡 = 𝐶𝑔𝑔 + 𝐶𝑔𝑑,𝑝 + 𝐶𝑔𝑠,𝑝 + 𝐶𝑔𝑏,𝑝 = 𝐶𝑔𝑔 + 2(𝐶𝑜𝑣 + 𝐶𝑓 ) + 𝐶𝑔𝑏,0

(3.6𝑎)

𝐶𝑔𝑑,𝑡 = 𝐶𝑔𝑑 + 𝐶𝑔𝑑,𝑝 = 𝐶𝑔𝑑 + (𝐶𝑜𝑣 + 𝐶𝑓 )

(3.6𝑏)

𝐶𝑔𝑠 + 𝐶𝑔𝑠,𝑝 = 𝐶𝑔𝑠 + (𝐶𝑜𝑣 + 𝐶𝑓 )

(3.6𝑐)

𝐶𝑔𝑏,𝑡 = 𝐶𝑔𝑏 + 𝐶𝑔𝑏,𝑝 = 𝐶𝑔𝑏 + 𝐶𝑔𝑏,0

(3.6𝑑)

𝐶𝑑𝑔,𝑡 = 𝐶𝑑𝑔 + 𝐶𝑑𝑔,𝑝 = 𝐶𝑑𝑔 + (𝐶𝑜𝑣 + 𝐶𝑓 )

(3.6𝑒)

𝐶𝑑𝑑,𝑡 = 𝐶𝑑𝑑 + 𝐶𝑑𝑔,𝑝 + 𝐶𝑑𝑏,𝑝 = 𝐶𝑑𝑑 + (𝐶𝑜𝑣 + 𝐶𝑓 ) + 𝐶𝑗,𝐷𝐵

(3.6𝑓)

𝐶𝑑𝑠,𝑝 = 𝐶𝑑𝑠

(3.6𝑔)

𝐶𝑑𝑏,𝑡 = 𝐶𝑑𝑏 + 𝐶𝑑𝑏,𝑝 = 𝐶𝑑𝑏 + 𝐶𝑗,𝐷𝐵

(3.6ℎ)

𝐶𝑠𝑔,𝑡 = 𝐶𝑠𝑔 + 𝐶𝑠𝑔,𝑝 = 𝐶𝑠𝑔 + (𝐶𝑜𝑣 + 𝐶𝑓 )

(3.6𝑖)

𝐶𝑠𝑑 = 𝐶𝑠𝑑

(3.6 j)

𝐶𝑠𝑠,𝑡 = 𝐶𝑠𝑠 + 𝐶𝑠𝑔,𝑝 + 𝐶𝑠𝑏,𝑝 = 𝐶𝑠𝑠 + (𝐶𝑜𝑣 + 𝐶𝑓 ) + 𝐶𝑗,𝑆𝐵

(3.6k)

34

𝐶𝑠𝑏,𝑡 = 𝐶𝑠𝑏 + 𝐶𝑠𝑏,𝑝 = 𝐶𝑠𝑏 + 𝐶𝑗,𝑆𝐵

(3.6l)

𝐶𝑏𝑔,𝑡 = 𝐶𝑏𝑔 + 𝐶𝑏𝑔,𝑝 = 𝐶𝑏𝑔 + 𝐶𝑔𝑏,0

(3.6m)

𝐶𝑏𝑑,𝑡 = 𝐶𝑏𝑑 + 𝐶𝑏𝑑,𝑝 = 𝐶𝑏𝑑 + 𝐶𝑗,𝐷𝐵

(3.6n)

𝐶𝑏𝑠,𝑡 = 𝐶𝑏𝑠 + 𝐶𝑏𝑠,𝑝 + 𝐶𝑏𝑠 + 𝐶𝑗,𝑆𝐵

(3.6o)

𝐶𝑏𝑏,𝑡 = 𝐶𝑏𝑏 + 𝐶𝑏𝑑,𝑝 + 𝐶𝑏𝑠,𝑝 + 𝐶𝑏𝑔,𝑝 = 𝐶𝑏𝑏 + 𝐶𝑗,𝐷𝐵 + 𝐶𝑗,𝑆𝐵 + 𝐶𝑏𝑔,0

(3.6p)

Where suffix ‘t’ represents the total
Cgg is the total gate capacitance, equal to the sum of gate to source capacitance
Cgs, Cgd and Cgb. As MOSFET is a four terminal device, It has 16 Y-parameters. Parasitic
capacitances were not included. The effects of the substrate current on source-bulk and drainbulk diodes were not discussed. They reflect the incorporation of parasitic elements. The yparameters are given

by

ygg = jwCgg,t

(3-7a)

ygs = −jwCgs,t

(3-7b)

ygd = −jwCgd,t

(3-7c)

ygb = −jwCgb,t

(3-7d)

ydg = g m − jwCdg,t + Gbg

(3-7e)

ydd = g d + jwCdd,t + g j,BD + Gbd

(3-7f)

yds = −g d − g m − g mb − jwCds − Gbg − Gbd − Gbb

(3-7g)

ydb = g mb − jwC(db,t) − g j,BD + Gbb

(3-7h)

ysg = −g m − jwCsg,t

(3-7i)

ysd = −g d − jwCsd,t

(3-7j)
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yss = g d + g m + g mb

(3-7k)

ysb = −g mb − jwCss,t − g j,SB

(3-7l)

ybg = −jwCbg,t − Gbg

(3-7m)

ybd = −jwCbd,t − g j,BD − Gbd

(3-7n)

ybs = −jwCbs,t − g j,BS + Gbg + Gbd + G_bb

(3-7o)

Where
Gbg =

∂Isub

∂Isub

;

Gbd =

g j,DB =

∂Ij,DB
∂Ij,SB
g j,SB =
∂VBD
∂VBS

∂VGS

∂VGS

;

Gbb =

∂Isub
∂VBS

Ij,DB includes a current flow through GMIN. Hence the differential drain-bulk diode
conductance, gj,DB, will be having GMIN component too. It’s the same case with differential
source-bulk diode. GMIN value is defaulted to

10-12 mho, this resistor is just placed to

improve the convergence.
As VDS increases, Isub also increases. Which in turn results in Gbd >0 .The sign of Gbg will
be dependent of VGS .So it can be positive or negative. It’s the same with VBS.As VBS increases,
threshold voltage decreases. The effect of impact ionization will increase; the decrease of
threshold voltage will cause the impact ionization to decrease. It is an interrelated process.
Therefore Gbb can be positive or negative. The differential conductances ( gj,DB and gj,SB) will
always be positive.
Out of the sixteen y-parameters nine of them are linearly dependent. The rest of them can
be obtained from the below equations.
𝑦𝑔𝑔 + 𝑦𝑔𝑑 + 𝑦𝑔𝑠 + 𝑦𝑔𝑏 = 0;

𝑦𝑑𝑔 + 𝑦𝑑𝑑 + 𝑦𝑑𝑠 + 𝑦𝑑𝑏 = 0 ;
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𝑦𝑠𝑔 + 𝑦𝑠𝑑 + 𝑦𝑠𝑠 + 𝑦𝑠𝑏 = 0;

𝑦𝑏𝑔 + 𝑦𝑏𝑑 + 𝑦𝑏𝑠 + 𝑦𝑏𝑏 = 0;

𝑦𝑔𝑔 + 𝑦𝑑𝑔 + 𝑦𝑠𝑔 + 𝑦𝑏𝑔 = 0;

𝑦𝑔𝑑 + 𝑦𝑑𝑑 + 𝑦𝑠𝑑 + 𝑦𝑏𝑑 = 0;

𝑦𝑔𝑠 + 𝑦𝑑𝑠 + 𝑦𝑠𝑠 + 𝑦𝑏𝑠 = 0;

𝑦𝑔𝑏 + 𝑦𝑑𝑏 + 𝑦𝑠𝑏 + 𝑦𝑏𝑏 = 0;

(3-8)

To make it more simple we can choose these nine linearly independent y-parameters to
be those y-parameters in the common-source configuration: Ygg, Ygd, Ygb, Ydg, Ydd, Ydb, Ybg,
Ybd, and Ybb· We can also use the Y parameters in the common-bulk configuration instead: Ygg,
Ygd, Ygs, Ydg, Ydd, Yds,Ysg, Ysd, and Yss. BSIM3 uses the common-bulk parameters for the
transient solution. However this has nothing to do with the fact whether BSIM3 is a sourcereferenced or a bulk referenced device.
3.3.1 Common Source Configuration
Y-parameters are actually expressed as the terminal small-signal currents as a function of small
signal bias voltages in compact form.
The 16-y parameters in the matrix form are as follows.

(3-9)
With gate terminal being port1, drain terminal as port 2 and bulk as port 3, the small
signal relationships between port voltages and currents are
𝑖𝑔−
[𝑖𝑑− ]
𝑖𝑏−

𝑦11
= [ 𝑦21
𝑦31

𝑦12
𝑦22
𝑦32

~
𝑣𝑔𝑠
𝑦13
~
𝑦23 ]s [ 𝑣𝑑𝑠
]
~
𝑦33
𝑣𝑏𝑠

(3.10)
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The subscript s in the y-matrix says that it applies for common source
configuration. Where common source parameters would be
𝑦11
[ 𝑦21
𝑦31

𝑦12
𝑦22
𝑦32

𝑦𝑔𝑔
𝑦13
𝑦23 ]s = [ 𝑦𝑑𝑔
𝑦33
𝑦𝑏𝑔

𝑦𝑔𝑑
𝑦𝑑𝑑
𝑦𝑏𝑑

𝑦𝑔𝑏
𝑦𝑑𝑏 ]
𝑦𝑏𝑏

(3.11)

Most often the bulk will be tied to the source, making the transistor a twoport network. With port1 referring to gate and port 2 referring to drain. Y-parameters
characterizing this configuration with reference to source and bulk are
𝑦11
[ 𝑦
21

𝑦𝑔𝑔
𝑦12
𝑦22 ] s-b = [ 𝑦𝑑𝑔

Figure: 3-1

𝑦𝑔𝑑
𝑦𝑑𝑑 ]

(3.12)

Figure:3-2
Common source configurations

All the y-parameters discussed above are for a four terminal MOSFET. If
figure:3-1 is used to model the parasitic source and drain resistances, then y-parameters can be
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considered for drain source and bulk as discussed. If figure 3-2 is used then it’s together a
different complex story. We have to obtain the overall y-parameters for the drain source and
bulk, for which we need to first transform the y-parameters we calculated to z-parameters. Then
add the source and drain resistances to the z-parameter entries related to the source and drain. In
the last step we need to transform these to y-parameters back again, which require some more
numerical analysis.
3.4 Large-Signal Equivalent Circuit
BSIM3, as it is a industry standard model it includes current conduction outside the
intrinsic transistor. BSIM3 also considers the drain-bulk and source-bulk diode currents and also
the substrate ones due to the impact ionization.

Figure: 3.3 Drain-Bulk model.
Figure 3.3 represents the Drain-bulk diode model adopted in BSIM3; the sourcebulk diode model would be similar. I would like to represent the DC quantities such as drain
current as ID, and the ac quantities with the lower case letters, as id. Sum of both of these currents
give the instantaneous total drain current at a particular instance.
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Cj,BD’s dependence on vBD is known as Qj,DB. It can be evaluated from the following
equation.
𝑣

1 )𝑑𝑣 1
𝑄𝑗,𝐷𝐵 (𝑡) = 𝑄𝑗,𝐷𝐵 (𝑣𝐵𝐷 (𝑡)) = ∫0 𝐵𝐷 𝐶𝑗,𝐷𝐵 (𝑣𝐵𝐷
𝐵𝐷

(3.13)

Forward biasing of the MOSFET diodes is one of the important steps, Diffusion
capacitance is not included in the BSIM3 model. During the transient situation, the transient
diode current will not be exactly correct if the diode is forward-biased. It would be easy if the
diode parts of the transistor are declared zero. It can be represented as a semiconductor diode,
external to the device. We can include the diffusion capacitance in that model.
Let’s consider the BSIM3’s modeling on Isub , which is the substrate current
emerged due to the impact ionization. It is clearly evident that it is different to the diode current,
as the physical mechanism of this current does not involve the charging and discharging of the
capacitor pertaining to a junction depletion layer. Minority charge storage is not present. Hence
even in the transient situation, the drain and bulk currents can be given by
𝐼𝐷,𝑠𝑢𝑏 (𝑡) = 𝐼𝑠𝑢𝑏 (𝑣𝐺𝑆 (𝑡), 𝑣𝐷𝑆 (𝑡), 𝑣𝐵𝑆 (𝑡));
𝐼𝐵,𝑠𝑢𝑏 (𝑡) = −𝐼𝑠𝑢𝑏 (𝑣𝐺𝑆 (𝑡)), 𝑣𝐷𝑆 (𝑡), 𝑣𝐵𝑆 (𝑡))

(3.14)

If source was chosen as the reference node ,and terminal voltages were expressed
as the bias differences between terminal voltage and the source voltage, then we have dvS/dt=0,
dvG/dt=dvGS/dt, dvD/dt=dvDS/dt, and dvB/dt=dvBS/dt. So
𝑖𝐺 (𝑡) = 𝐶𝑔𝑔,𝑡 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ).
(3.15a)

𝑑𝑣𝐺𝑆
𝑑𝑣𝐷𝑆
𝑑𝑣𝐵𝑆
− 𝐶𝑔𝑑,,𝑡 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ).
− 𝐶𝑔𝑏,𝑡 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ).
𝑑𝑡
𝑑𝑡
𝑑𝑡
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𝑖𝐷 (𝑡) = 𝐼𝐷𝑆 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ) + 𝐼𝑠𝑢𝑏 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ) − 𝐼𝑗,𝐷𝐵 (𝑣𝐷𝐵 ) −
𝐶𝑑𝑔,𝑡 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ).

𝑑𝑣𝐺𝑆
𝑑𝑡

+ 𝐶𝑑𝑑,𝑡 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ).

𝑑𝑣𝐷𝑆
𝑑𝑡

− 𝐶𝑑𝑏,𝑡 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ).

𝑑𝑣𝐵𝑆

(3.15b)

𝑑𝑡

𝑖𝐵 (𝑡) = −𝐼𝑠𝑢𝑏 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ) + 𝐼𝑗,𝐷𝐵 (𝑣𝐷𝐵 ) + 𝐼𝑗,𝑆𝐵 (𝑣𝑆𝐵 ) −
𝐶𝑏𝑔,𝑡 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ).

𝑑𝑣𝐺𝑆
𝑑𝑡

− 𝐶𝑏𝑑,𝑡 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ).

𝑑𝑣𝐷𝑆
𝑑𝑡

+ 𝐶𝑏𝑏,𝑡 (𝑣𝐺𝑆 , 𝑣𝐷𝑆 , 𝑣𝐵𝑆 ).

𝑑𝑣𝐵𝑆

(3.15c)

𝑑𝑡

Where total capacitances were expressed in Eq. (3-6). In a CS configuration, the
exact expression of source current is not required for large signal model. A common source
model was shown in Fig. 3.4. We can manipulate some variables and can make another
equivalent circuit given in Fig. 3.5. The transcapacitances Cm, Cmb and Cmx are defines as
𝐶𝑚 = 𝐶𝑑𝑔,𝑡 − 𝐶𝑔𝑑,𝑡 ;

(3-16)

𝐶𝑚𝑏 = 𝐶𝑑𝑏,𝑡 − 𝐶𝑏𝑑,𝑡 ;

(3-17)

𝐶𝑚𝑥 = 𝐶𝑏𝑔,𝑡 − 𝐶𝑔𝑏,𝑡 ;

(3-18)

Cmx is always zero where Cm and Cmb can be considered.
Reproducing the equivalent circuit from the above equations we can get the
Large signal Equivalent circuit of the BSIM3 MOSFET model. The circuits shown in Fig.
3.4, 3.5 and 3.7 are the same. They are the large signal equivalents adopted in BSIM3, where the
components in Fig.3.4, 3.5 are noise components derived from NQS equations. Fig.3.5 is the
most simplified equivalent circuit which can represent the equivalent BSIM3 model.
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\
Figure: 3.4 CS large signal model adopted in BSIM3

Figure: 3.5 Another CS large signal model adopted in BSIM3
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Alternatively we can also express the equations in the form of common-bulk
configuration, wherein the reference voltage is made to bulk. If terminal voltages are expressed
in terms of bias differences between terminal voltage and bulk voltage, dvB/dt=0,
dvG/dt=dvGB/dt, dvD/dt=dvDB/dt, and dvS/dt=dvSB/dt. So
𝑖𝐺 (𝑡) = 𝐶𝑔𝑔,𝑡 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ).

𝑑𝑣𝐺𝐵
𝑑𝑣𝐷𝐵
𝑑𝑣𝑆𝐵
− 𝐶𝑔𝑑,𝑡 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ).
− 𝐶𝑔𝑠,𝑡 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ).
𝑑𝑡
𝑑𝑡
𝑑𝑡

(3.19a)
𝑖𝐷 (𝑡) = 𝐼𝐷𝑆 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ) + 𝐼𝑠𝑢𝑏 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ) − 𝐼𝑗,𝐷𝐵 (𝑣𝐷𝐵 ) −
𝐶𝑑𝑔,𝑡 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ).

𝑑𝑣𝐺𝐵

+ 𝐶𝑑𝑑,𝑡 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ).

𝑑𝑡

𝑑𝑉𝐷𝐵
𝑑𝑡

− 𝐶𝑑𝑠,𝑡 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ).

𝑑𝑣𝑆𝐵
𝑑𝑡

(3.19b)
𝑖𝑠 (𝑡) = −𝐼𝐷𝑆 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ) − 𝐼𝑗,𝑆𝐵 (𝑣𝑆𝐵 ) − 𝐶𝑠𝑔,𝑡 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ).
𝐶𝑠𝑑,𝑡 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ).

𝑑𝑣𝐷𝐵
𝑑𝑡

+ 𝐶𝑠𝑠,𝑡 (𝑣𝐺𝐵 , 𝑣𝐷𝐵 , 𝑣𝑆𝐵 ).

𝑑𝑣𝐺𝐵
𝑑𝑡

−

𝑑𝑣𝑆𝐵
𝑑𝑡

(3.19c)
However either of the common source or the common bulk equivalent circuits
yields the same results for the transistors nodal voltages. Choosing one configuration over the
other Is just for our own convenience. Common bulk equivalent circuit is given in the Fig. 3.6.
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Figure: 3.6 Another CB large signal model adopted in BSIM3
3.5 Small Signal Equivalent circuit:
A circuit analysis usually begins with a calculation of DC operating point. Next
step is replacing the whole circuit with its equivalent small signal representation. It is obtained
by shorting out the voltage sources and opening the current sources. The small-signal equivalent
circuit can be complex or it can be made simple, depending upon the desired level of complexity.

Figure: 3.7 General Small signal equivalent circuit
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Bsim3 uses the same set of equations for both small signal and large signal
equivalent models. Once it calculates the DC-bias point it’ll directly go to the small signal node
voltages and branch currents using the same set of equations It used for the large signal model.
Let’s consider small signal excitations of the terminal voltages and focus on the small signal
terminal currents id= iD - ID, ig=iG-IG, is=iS-IS, and ib=iB-IB. Our current target is to find IDS, the
component of ID which is flowing towards the source. An increment in VGS, VDS and VBS will
give rise to
∆𝐼𝐷𝑆 = 𝐼𝐷𝑆 (𝑉𝐺𝑆 + ∆𝑉𝐺𝑆 , 𝑉𝐷𝑆 + ∆𝑉𝐷𝑆 , 𝑉𝐵𝑆 + ∆𝑉𝐵𝑆 ) − 𝐼𝐷𝑆 (𝑉𝐺𝑆 , 𝑉𝐷𝑆 , 𝑉𝐵𝑆 )
≈ 𝑔𝑚 ∆𝑉𝐺𝑆 + 𝑔𝑑 ∆𝑉𝐷𝑆 + 𝑔𝑚𝑏 ∆𝑉𝐵𝑆
(3-20)
Where
𝑔𝑚 =

𝜕𝐼𝐷
| (𝑉𝐷𝑆 , 𝑉𝐵𝑆 ≈ 𝑐𝑜𝑛𝑠𝑡)
𝜕𝑉𝐺𝑆

(3-21)
Similarly, the diode current is expected to increment due to an increment in VBD
∆𝐼𝑗,𝐷𝐵 = 𝐼𝑗,𝐷𝐵 (𝑉𝐵𝐷 + ∆𝑉𝐵𝐷 ) − 𝐼𝑗,𝐷𝐵 (𝑉𝐵𝐷 ) ≈ 𝑔𝑗,𝐷𝐵 ∆𝑉𝐵𝐷

(3-22)

Substrate current for an increment of terminal voltages is given by
∆𝐼𝑠𝑢𝑏 = 𝐼𝑠𝑢𝑏 (𝑉𝐺𝑆 + ∆𝑉𝐺𝑆 , 𝑉𝐷𝑆 + ∆𝑉𝐷𝑆 , 𝑉𝐵𝑆 + ∆𝑉𝐵𝑆 ) − 𝐼𝑠𝑢𝑏 (𝑉𝐺𝑆 , 𝑉𝐷𝑆 , 𝑉𝐵𝑆 ) ≈ 𝐺𝑏𝑔 ∆𝑉𝐺𝑆 +
𝐺𝑏𝑑 ∆𝑉𝐷𝑆 + 𝐺𝑏𝑏 ∆𝑉𝐵𝑆

(3-23)

As we know that IG=0 for DC condition, considering a common source configuration,
We have
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𝑖𝑔 = 𝑗𝜔𝐶𝑔𝑔,𝑡 𝑣𝑔𝑠 − 𝑗𝜔𝐶𝑔𝑑,𝑡 𝑣𝑑𝑠 − 𝑗𝜔𝐶𝑔𝑏,𝑡 𝑣𝑏𝑠 ;

(3-24a)

𝑖𝑑 = 𝑔𝑚 𝑣𝑔𝑠 + 𝑔𝑑 𝑣𝑑𝑠 + 𝑔𝑚𝑏 𝑣𝑏𝑠 + 𝐺𝑏𝑔 𝑣𝑔𝑠 + 𝐺𝑏𝑑 𝑣𝑑𝑠 + 𝐺𝑏𝑏 𝑣𝑏𝑠 + 𝑔𝑗,𝐷𝐵 𝑣𝑑𝑏 − 𝑗𝑤𝐶𝑑𝑔,𝑡 𝑣𝑔𝑠 +
𝑗𝜔𝐶𝑑𝑑,𝑡 𝑣𝑑𝑠 − 𝑗𝜔𝐶𝑑𝑏,𝑡 𝑣𝑏𝑠

(3.24b)

𝑖𝑏 = −𝐺𝑏𝑔 𝑣𝑔𝑠 − 𝐺𝑏𝑑 𝑣𝑑𝑠 − 𝐺𝑏𝑏 𝑣𝑏𝑠 + 𝑔𝑗,𝐷𝐵 𝑣𝑏𝑑 + 𝑔𝑗,𝑆𝐵 𝑣𝑏𝑠 − 𝑗𝜔𝐶𝑏𝑔,𝑡 𝑣𝑔𝑠 − 𝑗𝜔𝐶𝑏𝑏,𝑡 𝑣𝑑𝑠 +
𝑗𝜔𝐶𝑏𝑏,𝑡 𝑣𝑏𝑠

(3.24c)
If we can replace dvgs/dt by jwvgs. Equation (3-24) expresses the small signal

currents in terms of small signal terminal voltages. The equation is similar to
ig = ygg vgs + ygd vds + ygb vbs

(3-25a)

id = ydg vgs + ydd vds + ydb vbs

(3-25b)

ig = ygg vgs + ygd vds + ygb vbs

(3-25c)

Comparing the Eq. (3-24) and Eq. (3-25) we can get the y-parameters mentioned
in the large signal model. We can simplify the model further by making the current to depend on
vgs, vgd and vgb .We can rewrite the above equations as.
𝑖𝑔 = 𝑗𝜔𝐶𝑔𝑔,𝑡 𝑣𝑔𝑠 − 𝑗𝜔𝐶𝑔𝑑,𝑡 𝑣𝑑𝑠 − 𝑗𝜔𝐶𝑔𝑏,𝑡 𝑣𝑏𝑠
= 𝑗𝜔(𝐶𝑔𝑑,𝑡 + 𝐶𝑔𝑠,𝑡 + 𝐶𝑔𝑏,𝑡 )𝑣𝑔𝑠 − 𝑗𝜔𝐶𝑔𝑑,𝑡 (𝑣𝑔𝑠 − 𝑣𝑔𝑑 ) − 𝑗𝜔𝐶𝑔𝑏,𝑡 (𝑣𝑔𝑠 − 𝑣𝑔𝑏 )
= 𝑗𝜔𝐶𝑔𝑠 𝑣𝑔𝑠 + 𝑗𝜔𝐶𝑔𝑑 𝑣𝑔𝑑 + 𝑗𝜔𝐶𝑔𝑏 𝑣𝑔𝑏

(3.26a)

𝑖𝑑 = 𝑔𝑚 𝑣𝑔𝑠 + 𝑔𝑑 𝑣𝑑𝑠 + 𝑔𝑚𝑏 𝑣𝑏𝑠 + 𝐺𝑏𝑔 𝑣𝑔𝑠 + 𝐺𝑏𝑑 𝑣𝑑𝑠 + 𝐺𝑏𝑏 𝑣𝑏𝑠 + 𝑔𝑗,𝐷𝐵 𝑣𝑑𝑏
= −𝑗𝜔𝐶𝑑𝑔,𝑡 𝑣𝑔𝑠 + 𝑗𝜔(𝐶𝑔𝑑,𝑡 + 𝐶𝑠𝑑,𝑡 + 𝐶𝑏𝑑,𝑡 )𝑣𝑑𝑠 − 𝑗𝜔𝐶𝑑𝑏,𝑡 𝑣𝑏𝑠

(3.26b)

𝑖𝑏 = −𝐺𝑏𝑔 𝑣𝑔𝑠 − 𝐺𝑏𝑑 𝑣𝑑𝑠 − 𝐺𝑏𝑏 𝑣𝑏𝑠 + 𝑔𝑗,𝐷𝐵 𝑣𝑏𝑑 + 𝑔𝑗,𝑆𝐵 𝑣𝑏𝑠
= j𝜔𝐶𝑏𝑔,𝑡 𝑣𝑔𝑠 − 𝑗𝜔𝐶𝑏𝑑,𝑡 𝑣𝑑𝑠 + 𝑗𝜔(𝐶𝑏𝑔,𝑡 + 𝐶𝑏𝑑,𝑡 + 𝐶𝑏𝑠,𝑡 )𝑣𝑏𝑠

(3.26c)
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Reproducing the equivalent circuit from the above equations we can get the small
equivalent circuit for the BSIM3 MOSFET model shown in Fig. (3.8).

Figure: 3.8 A Common Source small signal equivalent model
3.6 Generalized Model
This is like an even more simplified or more generalized equivalent circuit of
BSIM3v3 or Level=49 model used in HSPICE is given by Fig. (3.9).
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Figure: 3.9 AC analysis simplified equivalent circuit

The components of the given circuit form the basic elements of the model
equations. The equivalent circuit for the DC analysis is same as the one which represents
equivalent circuit for transient analysis. Nevertheless the fundamental component used in an
equivalent circuit is the current which is flowing from drain to source. There is even another
equivalent circuit which can be used for the noise AC analysis which is given in Fig. (3.10). Here
instead of the drain to source current, its partial derivatives with respect to the terminal voltages
Vgs, Vds and Vbs.
We can use the above circuit and replace the actual MOSFET while we are trying
to analyze. The parameters of the above circuit can be calculated individually, for example the
capacitances can be calculated from the process parameters we extract from the wafer, and the
conductances can be calculated once we know the operating point, the drain current and also the
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terminal voltages across the MOSFET. We can use the model equations from the BSIM3
MOSFET model. The equations which I used were mentioned in the next section.

Figure: 3.9 AC noise equivalent circuit

CHAPTER 4
CIRCUIT ELEMENTS CALCULATIONS

I’ve adopted the equivalent model which is specified in Fig. (3.9). It is the
equivalent circuit which is used in the H-spice or other spice simulators. In the process of
calculating the circuit elements of the equivalent circuit the first stage would be finding out the
Q-point or the DC bias point of the MOSFET, as the equivalent circuit which we are trying to
reproduce is the AC equivalent circuit. Once we get the Q-point we can go ahead and find out
the other values such as the drain current, trans conductance and capacitance values.
The equation for drain current in the strong inversion region can be given by
𝑊

𝑖𝐷𝑆 = 𝜇𝑒𝑓𝑓 𝐶𝑜𝑥 ( 𝐿 𝑒𝑓𝑓 )
𝑒𝑓𝑓

1
𝑣𝐷𝑆
1+(
)
𝐸𝑠𝑎𝑡 𝐿𝑒𝑓𝑓

(𝑣𝐺𝑆 − 𝑣𝑡ℎ −

𝐴𝑏𝑢𝑙𝑘 𝑣𝐷𝑆
2

) 𝑣𝐷𝑆

𝑖𝐷𝑆 = 𝑊𝑒𝑓𝑓 𝑣𝑠𝑎𝑡 𝐶𝑜𝑥 [ 𝑣𝐺𝑆 − 𝑉𝑡ℎ − 𝐴𝑏𝑢𝑙𝑘 𝑉𝐷𝑆 (𝑠𝑎𝑡)] (1 +

𝑣𝐷𝑆 − 𝑉𝐷𝑆 (𝑠𝑎𝑡)
) , 𝑣𝐷𝑆 > 𝑉𝐷𝑆 (𝑠𝑎𝑡)
𝑉𝐴

Where
𝑉𝐷𝑆 (𝑠𝑎𝑡) =

𝐸𝑠𝑎𝑡 𝐿𝑒𝑓𝑓 (𝑣𝐺𝑆 − 𝑉𝑡ℎ )
𝐴𝑏𝑢𝑙𝑘 𝐸𝑠𝑎𝑡 𝐿𝑒𝑓𝑓 + (𝑣𝐺𝑆 − 𝑉𝑡ℎ )

Leff = Ldrawn- 2dL
Weff = Wdrawn-2dW
Esat= Electric field where drift Velocity (v) saturates

𝑣𝐷𝑆 < 𝑉𝐷𝑆 (𝑠𝑎𝑡)
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Always assume Abulk=1 and extract the Vth and VA
𝜇=

𝜇𝑒𝑓𝑓
𝐸𝑦

1 + (𝐸 )

=> 𝜇𝑒𝑓𝑓 =

2𝑣𝑠𝑎𝑡
𝐸𝑠𝑎𝑡

𝑠𝑎𝑡

The effective channel length and width used in all model equations are:
𝐿𝑒𝑓𝑓 = 𝐿𝑑𝑟𝑎𝑤𝑛 − 2𝑑𝐿
𝑊𝑒𝑓𝑓 = 𝑊𝑑𝑟𝑎𝑤𝑛 − 2𝑑𝑊
𝑊𝑒𝑓𝑓 = 𝑊𝑑𝑟𝑎𝑤𝑛 − 2𝑑𝑊
Where the unprinted 𝑊𝑒𝑓𝑓 is bias - dependent and the primed quantity is bias independent.
𝑑𝑊 = 𝑑𝑊 ′ + 𝑑𝑊𝑔 𝑉𝑏𝑠𝑡𝑒𝑓𝑓 + 𝑑𝑊𝑏 (√∅𝑠 − 𝑉𝑏𝑠𝑒𝑓𝑓 − √∅𝑠 )
𝑑𝑊 ′ = 𝑊𝑖𝑛𝑡 +
𝑑𝐿 = 𝐿𝑖𝑛𝑡 +

𝑊𝐿
𝑊𝑊
𝑊𝑊𝐿
+ 𝑊𝑊𝑁 + 𝑊𝐿𝑁 𝑊𝑊𝑁
𝑊𝐿𝑁
𝐿
𝑊
𝐿
𝑊
𝐿𝐿
𝐿𝑊
𝐿𝑊𝐿
+
+
𝐿𝐿𝐿𝑁 𝑊𝐿𝑊𝑁 𝐿𝐿𝐿𝑁 𝑊𝐿𝑊𝑁

Calculating other values
1. If Cgsois not given, it is calculated as follows:
If (dlcis given and is greater than 0.0, then
cgso=p1=max(0,dlc*cox-cgs1)
Otherwise, cgso=0.6*xj*cox
2. If Cgdois not given, it is calculated as follows:
If (dlcis given and is greater than 0.0), then,
Cgdo=p2=max (0,dlc*cox-cgd1)
Otherwise cgdo = 0.6*xj*cox
3. If Cf is not given, it is calculated using:
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Cf=

2∈
𝜋

log (1+

4∗10−7
𝑇𝑜𝑥

)

4. If Vtho is not specified in the MODEL statement, it is calculated with Vfb= -1, using:
Vtho= Vfb+ϕx+ K1√ϕs
5. If 𝐾1 and 𝐾2 are not given, they are calculated using:
𝐾1 = 𝐺𝐴𝑀𝑀𝐴2 + 2𝐾2 √∅𝑠 − 𝑉𝑏𝑠
𝐾2 =

(𝐺𝐴𝑀𝑀𝐴2 − 𝐺𝐴𝑀𝑀𝐴1 )(√∅𝑠 − 𝑉𝑏𝑠 − √∅𝑠 )
2√∅𝑠 (√∅𝑠 − 𝑉𝑏𝑚 − √∅𝑠 ) + 𝑉𝑏𝑚

6. If 𝑛𝑐ℎ is not given, and 𝐺𝑎𝑚𝑚𝑎1 are not given, 𝑛_𝑐ℎ defaults to 1.7e17 per cubic meter and
𝐺𝑎𝑚𝑚𝑎1 is calculated from 𝑛𝑐ℎ .
𝑛𝑐ℎ =

2
𝐺𝐴𝑀𝑀𝐴12 𝐶𝑂𝑋
2𝑞 ∈𝑠𝑖

7. If PH1 is not given, it is calculated using:
∅𝑠 =
10

𝑛𝑖 = 1.45 𝑋 10

2𝑘 𝐵 𝑇
𝑛𝑐ℎ
log ( )
𝑞
𝑛𝑖

1.5
𝑞𝐸𝑔 (𝑇)
𝑇
(
) exp (21.5565981 −
)
300.15
2𝑘𝐵 𝑇

𝐸𝑔 (𝑇) = 1.16 − 7.02 𝑋
8. If 𝐺𝐴𝑀𝑀𝐴_1 is not given, it is calculated using:

10−4 𝑇 2
𝑇 + 1108
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𝐺𝐴𝑀𝑀𝐴1 =

√2𝑞𝜀𝑠1 𝑛𝐶ℎ
𝐶𝑜𝑥

9. If 𝐺𝐴𝑀𝑀𝐴_2 is not given, it is calculated using:
𝐺𝐴𝑀𝑀𝐴2 =

√2𝑞𝜀𝑠1 𝑛𝑠𝑢𝑏
𝐶𝑜𝑥

10. If 𝑉𝑏𝑥 is not given, it is calculated using:
𝑉𝑏𝑥 = 𝜙𝑠

𝑞𝑛𝑐ℎ (𝑥1 )2
2Є𝑠𝑖

11. If 𝑉𝑏𝑖 is not given, it is calculated using:
𝑉𝑏𝑖 =

𝑘𝐵 𝑇
𝑛𝑐ℎ 𝑁𝐷𝑆
log
𝑞
𝑛12

Where 𝑁𝐷𝑆 is 1e20/𝑐 2
Example:

Figure: 4.1 MOSFET Amplifier
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Here I’m considering an example where bulk is not tied to source and has a
voltage. So while we are performing the DC analysis we need to find out the Vbs along with Vds
and Vgs.
DC Analysis: In DC analysis we consider the capacitors to be open circuited. The equivalent
circuit for DC analysis is given by Fig.(4.2).
As the transistor are in saturation region, After the DC analysis is done the Q-point obtained is
given by.
Vds= 12v
Vgs=2.5v
Vbs =-3.25v
Vth= 0.78 v

Figure: 4.2 DC Analysis Equivalent circuit
Adopting the generalized model, for representing MOSFET with its equivalent circuit.
Process Parameters:
Cox= 3.453 * 10-4 F/m2
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Xj= 1.5 *10-7 m
Tox= 1.5 *10-8 m
Cj= 5.0 *10 -4 F/m2
Cjsw= 5.0 *10-10 F/m
Pb= 1.0v
Mj= 0.5
Mjsw= 0.33
L= 0.25 * 10-6 m
W= 2 * 10-6 m
uo =670 * 10 -4 m2/vs
Ua =2.25* 10-9 m/v
Ub= 5.87 *10-19 (m/v)2
Uc= -4.65 * 10-11 m/v2
2|φF| = 0.7v
𝛾= 0.4 V1/2
Lambda =1.3 V-1
Cgbo = 700 * 10^-12
FC=0.5 (Forward bias Depletion Coefficient)
Vgs=2.5
Vds=12
Vt=0.78
Vbs=-3.25
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Gamma=0.45
Rsh= 1087 ohms
Number of squares: 0.025
The values of Circuit elements can be given by the equations.
Mobility:

=> µeff =

670∗10−4
1+ (2.25∗ 10−9 + (−4.65 ∗ 10−11 ∗ −3.25))(

2.5+2∗0.78
2.5+2∗0.78 2
)+5.87∗10−19 (
)
1.5∗10−8
1.5∗10−8

=> µeff= 0.039576750
Transconductance:
𝑔-𝑚 = (𝑤 ∗ 𝜇𝑒𝑓𝑓 ∗

𝐶𝑜𝑥
) ∗ (1 + 𝑃𝐶𝐿𝑀 ∗ 𝑉𝑑𝑠 ) ∗ (𝑉𝑔𝑠 − 𝑉𝑡)
𝐿

=> 𝑔-𝑚 = (2 ∗ 10−6 ∗ 0.03957 ∗

3.453∗10−4
0.25∗ 10−6

) ∗ (1 + 1.3 ∗ 12) ∗ (2.5 − 0.78)

=> 𝒈-𝒎 = 𝟎. 𝟎𝟎𝟑𝟏𝟐𝟎𝟗𝟔𝟔𝟖1
𝑔𝑚𝑏𝑠 = (𝑔𝑚 ∗ 𝑔𝑎𝑚𝑚𝑎)/(2 ∗ 𝑠𝑞𝑟𝑡(𝑝ℎ𝑖 − 𝑉𝑏𝑠 ))
=> 𝑔𝑚𝑏𝑠 = = (𝟎. 𝟎𝟎𝟑𝟏𝟐𝟎𝟗 ∗ 𝟎. 𝟒𝟓)/ (𝟐 ∗ 𝒔𝒒𝒓𝒕(𝟎. 𝟕 + 𝟑. 𝟐𝟓)
=> 𝒈𝒎𝒃𝒔 = 𝟎. 𝟎𝟎𝟎𝟑𝟓𝟑𝟑𝟐𝟑𝟗𝟖
𝑔𝑑𝑠 = 𝑊 ∗ 𝑣𝑠𝑎𝑡 ∗ 𝐶𝑜𝑥 ∗ [1 +
𝑔-𝑑𝑠 = (2 ∗ 10

−6

𝑉𝑑𝑠 − 𝑉𝑑𝑠 (𝑠𝑎𝑡)
]
𝑉𝐴

3.453 ∗ 10−4
∗ 0.03957 ∗
) ∗ (1.3 ∗ 12) ∗ (2.5 − 0.78)2
2 ∗ 0.25 ∗ 10−6
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=> 𝒈𝒅𝒔 = 0.00025223428
Capacitance: //Saturation
𝐶 𝐺𝐵 = 𝐶𝐺𝐵𝑂 ∗ 𝐿 = 700 ∗ 10−12 ∗ 0.25 ∗ 10−6
𝑪 𝑮𝑩 = 𝟏𝟕𝟓 ∗ 𝟏𝟎−𝟏𝟖
𝐶𝐺𝑆 = 𝐶𝑜𝑥 ∗ (𝐿𝐷 + 0.67 ∗ 𝐿) ∗ 𝑊
𝐶𝐺𝑆 = 3.453 ∗ 10−4 ∗ (1.5 ∗ 10−7 + 0.67 ∗ 0.25 ∗ 10−6 ) ∗ 2 ∗ 10−6
𝑪𝑮𝑺 = 𝟐. 𝟏𝟗𝟐𝟔𝟓𝟓 ∗ 𝟏𝟎−𝟏𝟔
𝐶𝐺𝐷 = 𝐶𝑜𝑥 ∗ 𝐿𝐷 ∗ 𝑊 = 3.453 ∗ 10−4 ∗ 1.5 ∗ 10−7 ∗ 2 ∗ 10−6
𝑪𝑮𝑫 = 𝟏. 𝟎𝟑𝟓𝟗 ∗ 𝟏𝟎−𝟏𝟔

CHAPTER 5
RESULTS
The equivalent circuit reproduced can be considered as the AC equivalent circuit
.For the calculation of circuit elements, we need to consider a wafer with calculated Process
parameters calculated from the specified layout parameters. To enter the values into the AC
equivalent circuit we also need the DC operating point or Q-point of the circuit. To illustrate I’m
considering the example circuit in the Fig. 4.2.
Assuming that we know all the transistor process parameters and the Q-point of the
circuit.
Step1:
Once we enter the Vgs,Vt,Vbs and we’ll get whether the region of operation of transistor.

Step2:
For entering large values or small values, with exponentials It will ask for the value and also the
power of exponential as shown below.
Value of width: 2micron.
We first give 2 and then hit enter

Then we will give -6
So that the final value becomes 2*10-6 and will be printed on the screen.
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All the parameters that we are entering now on are used to calculate the effective
mobility parameter which is a key parameter in finding out the transconductance.
This parameter is not a process parameter and varies with the Q-point.

Need to enter the values till Tox, we will get the 𝜇𝑒𝑓𝑓
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Below is the screenshot highlighting the value of𝜇𝑒𝑓𝑓
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Step 3:
It will give the transconductance parameters in the next step as the above values we entered are
sufficient to calculate these parameters.
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Below is the screenshot highlighting the values of transconductance.

Step 4: Bulk to Source Capacitance model
After Entering the values of Cj, Cjsw, Mj, Mjs, PB, FC, Xj we will get the value of bulk to
source capacitance or Cbs .
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Step 5:
Here after entering the value of Cgb0 we can get the values of remaining capacitances.
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Below is the screenshot highlighting the values of all the capacitances calculated.
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Step6:
All the values calculated will be printed finally:

Calculated values : Cgb, Cgs, Cgd, Cbs, Cbd, gm gmbs, gds, rd, rs. All the values will be going
into the equivalent model specified. The values obtained here are equivalent to the values
obtained through hand calculations in the above section.

CHAPTER 6
CONCLUSION
Linearized model of MOSFET is reproduced. Y parameters of the MOSFET are
found and using these equations, various AC equivalent models of the MOSFET which
represents its Linearized model were reproduced. A Large signal common source equivalent
model and common bulk equivalent model were reproduced. A simplified form of this large
signal model was generated by making some approximations. Similarly reproduced common
source and common bulk equivalent models were also discussed. For simplicity a generalized
equivalent model which is an approximate model and holds true for all signals is presented and
its equations were discussed. Code is written in Microsoft Excel to calculate the process
parameters from the specified Layout parameters.
An alternative code is also written in the “C” to help the continuity of the earlier
program to calculate the values of circuit elements of the equivalent model. An example is
explained and the hand calculated values are verified with the program generated values.

CHAPTER 7
FUTURE WORK
With the material I gathered and from the conversations with various professors
I’m able to reproduce the equivalent model of BSIM3v3 MOSFET model which addresses the
channel length in the regions of 100 nanometers. After BSIM3v3 Berkley seized its transparency
with the MOSFET models and also the source code of spice. This can be extended to a much
advanced BSIM models like BSIM4 v4.7 which addresses the sub nanometer region. And
moreover my research is about reproducing the model of MOSFET and calculating its circuit
elements. Next step is to integrate this program with the program of Dr. Hashemian, find its
adjacent matrix and work on the nullator nurator model to achieve the goal of finding a new
approach for ANALOG CIRCUIT DESIGN.
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APPENDIX A: PARAMETERS
Table 1: Level 49 Model Parameters [7]
Name

Units Default Comments
Selects

VERSION

-

3.11

from

BSIM3

Versions

3.0,

3.1,

3.11

(version=3.11 is the HSPICE97.4
equivalent to BSIM3v3 version 3.1)
PARAMCHK=1 will check some model parameters

PARAMCHK

-

0
for range compliance

BINFLAG

-

0

Uses wref, lref when set > 0.9

MOBMOD

-

1

mobility model selector

CAPMOD

-

0

Selects from Charge models 0,1,2 (default deviates
from BSIM3v3 = 2)
NOIMOD

-

1

Berkeley noise model flag
Star-Hspice noise model flag (non-zero overrides

NLEV

-

0 (off)
NOIMOD) (Star-Hspice specific)

NQSMOD

-

0 (off)

NQS Model is not supported in Level 49
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SFVTFLAG

-

1 (on)

Spline function for Vth (Star-Hspice specific)

VFBFLAG

-

0 (off)

UFBselectorforCAPMOD=0(Star-Hspice specific)

Table 2: Basic Model Parameters [7]
Name

Units

Default

Comments

TOX

M

150e-10

gate oxide thickness

XJ

M

0.15e-6

junction depth

NGATE

cm-3
V

Infinite

Poly gate doping concentration

0.7

threshold voltage of long channel device at

6.0e16

NCH

cm-3
cm-3

1.7e17

Vbs= 0 and small Vds(typically 0.7 for nsubstrate doping concentration
channel, - 0.7 for p-channel)
peak doping concentration near interface

NLX

M

1.74e-7

lateral no uniform doping along channel

K1

0.50

first-order body effect coefficient

K2

V1/2
-

-0.0186

second-order body effect coefficient

K3

-

80.0

narrow width effect coefficient

K3B

1/V

0

body width coefficient of narrow width effect

VTH0 (VTHO)

NSUB
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W0

M

2.5e-6

narrow width effect coefficient

DVT0W

1/m

0

narrow width coefficient 0, for Vth, at small L

DVT1W

1/m

5.3e6

narrow width coefficient 1, for Vth, at small L

DVT2W

1/V

-0.032

narrow width coefficient 2, for Vth, at small L

DVT0

-

2.2

short channel effect coefficient 0, for Vth

DVT1

-

0.53

short channel effect coefficient 1, for Vth

DVT2

1/V

-0.032

short channel effect coefficient 2, for Vth

ETA0

-

0.08

subthreshold
region
DIBL
(Drain
InducedBarrier Lowering) coefficient

ETAB

1/V

-0.07

subthreshold region DIBL coefficient

DSUB

-

DROUT

DIBL coefficient exponent in subthreshold
region

VBM

V

-3.0

maximum substrate bias, for Vthcalculation

U0

670 nmos
250 pmos

low field mobility at T = TREF = TNOM

UA

cm2/V/
sec
m/V

2.25e-9

first-order mobility degradation coefficient

UB

m2/V2

5.87e-19

second-order mobility degradation coefficient

UC

1/V

-4.65e-11
or -0.0465

body bias sensitivity coefficient of mobility
-4.65e-11 for MOBMOD=1,2 or,
-0.0465 for MOBMOD = 3

A0

-

1.0

bulk charge effect coefficient for channel
length

PDIBLC1

-

0.39

DIBL (Drain Induced Barrier Lowering)

PDIBLC2

-

0.0086

DIBL effect coefficient 2
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PDIBLCB

1/V

0

body effect coefficient of DIBL effect
coefficients

DROUT

-

0.56

length dependence coefficient of the DIBL
correction parameter in Rout

PSCBE1

V/m

4.24e8

substrate current
exponent 1

induced

body

effect

PSCBE2

V/m

1.0e-5

substrate current
coefficient 2

induced

body

effect

PVAG

-

0

gate dependence of Early voltage

DELTA

V

0.01

effective Vds parameter

ALPHA0

m/V

0

the first parameter of impact ionization
current

BETA0

V

30

the second parameter of impact ionization
current

RSH

0.0

ohm/square source/drain sheet resistance in ohm per
square
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Table 3 : AC and Capacitance Parameters [7]
Name

Units

Default

Comments

XPART

-

1

charge partitioning rate flag(default deviates
from BSIM3V3=0)

CGSO

F/m

p1

non-LDD region source-gate overlap
capacitance per unit channel length

CGDO

F/m

p2

non-LDD region source-gate overlap
capacitance per unit channel length

CGBO

F/m

0

gate-bulk overlap capacitance per unit
channel length

CGS1

F/m

0.0

lightly doped source-gate overlap region
capacitance

CGD1

F/m

0.0

lightly doped drain-gate overlap region
capacitance

CKAPPA

F/m

0.6

coefficient for lightly doped region overlap
capacitance fringing field capacitance

CF

F/m

CLC

M

0.1e-6

constant term for the short channel model

CLE

-

0.6

exponential term for the short channel
model

fringing field capacitance

Table 4: Length and Width Parameters [7]
Name

Units

Default

Comments

WINT

m

0.0

width offset fitting parameter from I-V
without bias

WLN

-

1.0

power of length dependence of width offset
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W

mWWN 0.0

coefficient of width dependence for width
offset

WWN

-

power of width dependence of width offset.

WWL

mWWN* 0.0
mWLN

coefficient of length and width cross term
for width offset

DWG

m/V

0.0

coefficient of Weff’s gate dependence

DWB

m/V1/2

0.0

coefficient of Weff’s substrate body bias
dependence

LINT

m

0.0

length offset fitting parameter from I-V
without bias

LL

mLLN

0.0

coefficient of length dependence for length
offset

LLN

-

1.0

power of length dependence of length offset

LW

mLWN

0.0

coefficient of width dependence for length
offset

LWN

-

1.0

power of width dependence of length offset

LWL

mLWN* 0.0
mLLN

coefficient of length and width cross term
for length offset

DLC

M

LINT

length offset fitting parameter from CV

DWC

M

WINT

width offset fitting parameter from CV

1.0
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Table 5: Temperature Parameters [7]
Name

Units

Default

Comments

KT1

V

0.0

temperature coefficient for Vth

KT1L

m-V

0.0

Temperaturecoef. for channel length dependence of
Vth

KT2

-

0.022

body bias coefficient of Vth temperature effect

UTE

-

-1.5

mobility temperature exponent

UA1

m/V

4.31e-9

temperature coefficient for UA

UB1

-7.61e-18

temperature coefficient for UB

UC1

(m/V)2
m/V2

-5.69e-11

temperature coefficient for UC

AT

m/sec

3.3e4

temperature coefficient for saturation velocity

PRT

ohm-

0

temperature coefficient for RDSW

XTI

-um

3.0

junction current temperature exponent

Table 6: Bin Description Parameters [7]
Name

Units

Default

Comments

LMIN

M

0.0

maximum channel length

LMAX

M

1.0

maximum channel length

WMIN

M

0.0

minimum channel width

WMAX

M

1.0

maximum channel width
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BINUNIT

-

0

assumes weff,leff,wref,lref units are in microns
when BINUNIT=1 or meters otherwise

Table 7: Process Parameters [7]
Name

Units

Default

Comments

GAMMA1

see Note 8 body effect coefficient near the surface

GAMMA2

V1/2
V1/2

VBX

V

see Note 10 VBX at which the depletion region width equals XT

XT

M

1.55e-7

VBI

V

see Note 11 drain and source junction built-in potential

see Note 9 body effect coefficient in the bulk

doping depth

Table 8: Noise Parameters [7]
Name

Units

Default

Comments

NIOA

-

1.0e20
nmos
9.9e18
pmos

body effect coefficient near the surface

NOIB

-

5.0e4
body effect coefficient in the bulk
nmos2.4e3
pmos

NOIC

-

EM

V/m

AF

-

-1.4eVBX at which the depletion region width equals XT
12nmos1.4e
-12
pmos
doping depth
4.1e7
1.0
drain and source junction built-in potential

KF

-

1.0

flicker exponent

EF

-

0.0

flicker noise parameter
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Table 9: Junction Parameters [7]
Name

Units

Default

Comments

ACM

-

0

Area calculation method selector (Star- Hspice

JS

A/m2

0.0

specific)
bulk junction saturation current (Default deviates

JSW

A/m

0.0

from BSIM3v3 = 1.0e-4)
sidewall bulk junction saturation current

NJ

-

1

emission coefficient (not used with ACM=3)

CJ

F/m2

5.79e-4

zero-bias

0.0

deviates from BSIM3v3 = 5.0e-4)
zero-biassidewallbulkjunctioncapacitance(Default

CJSW

F/m

bulk

junction

capacitance

(Default

deviates from BSIM3v3 = 5.0e-10)
CJSWG

F/m

CJSW

zero-bias

gate-edge

sidewall

bulk

junction

capacitance (not used with ACM=0-3)
PB, PHIB

V

1.0

bulk junction contact potential

PBSW

V

1.0

sidewall bulk junction contact potential

PBSWG

V

PBSW

gate-edge sidewall bulk junction contact potential
(not used with ACM=0-3)

MJ

-

0.5

bulk junction grading coefficient

MJSW

-

0.33

sidewall bulk junction grading coefficient

MJSWG

-

MJSW

gate-edge sidewall bulk junction grading coefficient
(not used with ACM=0-3)
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Table 10: NQS Parameters [7]
Name

Units

Default

Comments

ELM

-

5.0

Elmore constant (Star-Hspice currently does not support
the NQS model)

APPENDIX B: CODE
#include <stdio.h>
#include <math.h>
float value(float main_value,intbase,intexp);
int main()
{
float Vgs,Vt,Vds,Vbs,id,W,u0,Cox,L,PCLM,Phi,gamma,gm,gd,gmbs;

printf("Enter value of Vgs:: ");
scanf(" %f", &Vgs );

printf("Enter value of Vt::");
scanf("%f", &Vt );

printf("Enter value of Vds:: ");
scanf("%f", &Vds );
if(Vgs-Vt<Vds )
{
printf("Saturation \n");
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}
if(Vgs-Vt>Vds )
{
printf("Active \n");
}

if(Vgs<Vt )
{
printf("Cut off \n");
}

int pow_of_10;
printf("Enter the value of Vbs:: ");
scanf("%f", &Vbs );

//printf("Enter the value of id :: ");
//

scanf("%f", &id );

printf("Enter value of width and power of 10 :: ");
scanf("%f %d", &W, &pow_of_10 );
W = value(W,10,pow_of_10);
printf("W:: %.15f\n",W);
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printf("Enter the value of mobility (u0) and power of 10:: ");
scanf("%f %d", &u0, &pow_of_10 );
u0 = value(u0,10,pow_of_10);
printf("u0:: %.15f\n",u0);

printf("Enter the value of (Cox) and power of 10 :: ");
scanf("%f %d", &Cox,&pow_of_10 );
Cox = value(Cox,10,pow_of_10);
printf("Cox:: %.15f\n",Cox);

printf("Enter the length (L) and power of 10:: ");
scanf("%f %d", &L,&pow_of_10 );
L = value(L,10,pow_of_10);
printf("L:: %.15f\n",L);

printf("Enter the value of PCLM (lambda) :: ");
scanf("%f", &PCLM );
printf("Enter the value of Phi :: ");
scanf("%f", &Phi );
printf("Enter the value of gamma :: ");

scanf("%f",

printf("--------Mobility model calculation--------\n\n");

&gamma

);
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floatUa,Ub,Uc,Vbseff,Tox,uo,Vth,Vgsteff;

printf("Enter the value of Ua and the power_of_10: ");
scanf("%f %d", &Ua,&pow_of_10 );
Ua = value(Ua,10,pow_of_10);
printf("Ua:: %.15f\n",Ua);

printf("Enter the value of Ub and the power_of_10 : ");
scanf("%f %d", &Ub,&pow_of_10 );
Ub = value(Ub,10,pow_of_10);
printf("Ub:: %.20f\n",Ub);

printf("Enter the value of Uc and the power_of_10 : ");
scanf("%f %d", &Uc,&pow_of_10 );
Uc = value(Uc,10,pow_of_10);
printf("Uc:: %.15f\n",Uc);

Vbseff = Vbs ;
printf("Vbseff = %f\n",Vbs);
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printf("Enter the value of Tox and the power_of_10 : ");
scanf("%f %d", &Tox,&pow_of_10 );
Tox = value(Tox,10,pow_of_10);
printf("Tox:: %.15f\n",Tox);

Vgsteff = Vgs;
Vth = Vt;

float

Ueff

u0/(1+(Ua+(Uc*Vbseff))*((Vgsteff+(2*Vth))/Tox)+(Ub*pow(((Vgsteff+(2*Vth))/Tox),2)));
//scanf("%f",&Ueff );
printf("Ueff::%.15f\n\n\n",Ueff);

printf(" -----------Transconductance Calculations---------\n\n");

gm=(W*Ueff*Cox/L )*(1+PCLM*Vds )*(Vgs-Vt);

printf("gm::%.15f\n",gm);

gd=(W*Ueff*Cox/2L)*(PCLM*Vds)*((Vgs-Vt)*(Vgs-Vt));

=
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printf("gd::%.15f\n",gd);

gmbs = (gm*gamma)/(2*sqrt(Phi-Vbs));

printf("gmbs::%.15f\n\n\n",gmbs);
printf("-------- capacitances calculation-------- \n\n");
float Cj,Cjsw,Mj,Mjsw,PB,FC,PS,AS,Cbs,Cgs,Cgb,Cgd,Cgbo,Xj,LD,Cgdo,Cgso,Rsh,sq,rs,rd;
intpow_of_exp;

printf("Enter the value of Cj and power of exp: ");
scanf("%f %d", &Cj,&pow_of_10 );
Cj = value(Cj,10,pow_of_10);
printf("Cj::%0.15f\n",Cj);

printf("Enter the value of Cjsw and power of exp: ");
scanf("%f %d", &Cjsw,&pow_of_10 );
Cjsw = value(Cjsw,10,pow_of_10);
printf("Cjsw::%0.15f\n",Cjsw);

printf("Enter the value of Mj : ");
scanf("%f", &Mj );
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printf("Enter the value of Mjsw: ");
scanf("%f", &Mjsw );

printf("Enter the value of PB: ");
scanf("%f", &PB );

printf("Enter the value of FC: ");

// Forward bias depletion coefficient

scanf("%f", &FC );
printf("Enter the value of Xj and power of exp: ");
scanf("%f %d", &Xj,&pow_of_10 );
Xj= value(Xj,10,pow_of_10);
printf("Xj::%.15f\n",Xj);

PS= 2 * Xj;

// Perimeter of Source

AS= W*Xj;

// Area of Source

printf("AS::%.15f\n",AS);
printf("PS::%.15f\n",PS);

if(Vbs<=(FC*PB))
{
Cbs = ((Cj-AS)/pow((1-(Vbs/PB)),Mj))+((Cjsw-PS)/pow((1-(Vbs/PB)),Mjsw));
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printf("Cbs::%.15f\n",Cbs);
}
else
{
Cbs = ((Cj-AS)/pow((1-FC),(1+Mj)))*(1-((1+Mj)*FC)+Mj*(Vbs/PB))+
((Cjsw-PS)/pow((1-FC),(1+Mjsw)))*(1-((1+Mjsw)*FC)+Mjsw*(Vbs/PB));
printf("Cbs::%.15f\n",Cbs);
}
printf("Enter the value of Cgbo and power of 10:: ");
scanf("%f %d",&Cgbo, &pow_of_10);
Cgbo= value(Cgbo,10,pow_of_10);
printf("Cbgo::%.15f\n",Cgbo);

floatLeff = L;
floatWeff = W;
LD = Xj;

// Length of lateral diffusion or junction depth

Cgso= 0.6 * Xj * Cox;
Cgdo= 0.6 * Xj * Cox;
printf("Cgso::%.15f\n",Cgso);
printf("Cgdo::%.15f\n",Cgdo);
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if(Vgs-Vt<Vds )
{
printf("Saturation \n");
Cgb=Cgbo*Leff;
Cgs = Cox*(LD+(0.67*Leff))*Weff;
Cgd = Cox*(LD)*Weff;
}
if(Vgs-Vt>Vds )
{
printf("Active \n");
Cgb= 2*Cgbo*Leff;
Cgs= Cox*(LD+(0.5*Leff))*Weff;
Cgd= Cox*(LD+(0.5*Leff))*Weff;
}

if(Vgs<Vt )
{
printf("Cut off region\n");
Cgb = ((Cox)*(Weff)*(Leff))+((2*Cgbo)*Leff);
Cgs = (Cox)*(LD)*(Weff);
Cgd = (Cox)*(LD)*(Weff);
}
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printf("Cgd::%.20f\n",Cgd);
printf("Cgs::%.20f\n",Cgs);
printf("Cgb::%.20f\n",Cgb);
floatCsb = (W*LD*Cj)+(((2*LD)+W)*Cjsw);
printf("Csb::%.20f\n",Csb);
float Cdb=(W*LD*Cj)+(((2*LD)+W)*Cjsw);
printf("Cdb::%.20f\n\n\n",Cdb);
printf("----------- Resistances calculation------------\n");
printf(" Enter the value of LDD D/S sheet resistance in ohms :");
scanf("%f", &Rsh);
printf(" Enter the value of number of squares");
scanf("%f", &sq);
rd= Rsh * sq;
rs= Rsh * sq;
printf("rd::%f\n",rd);
printf("rs::%f\n\n\n\n\n",rs);
printf (" The Values that are going into the equivalent MOSFET model are :: \n");
printf(" Capacitance Values :: \n");
printf("Cdb::%.20f\n",Cdb);
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printf("Csb::%.20f\n",Csb);
printf("Cgd::%.20f\n",Cgd);
printf("Cgs::%.20f\n",Cgs);
printf("Cgb::%.20f\n",Cgb);
printf("Cbs::%.20f\n\n\n",Cbs);
printf(" Transconductance Values :: \n");
printf("gm::%.15f\n",gm);
printf("gd::%.15f\n",gd);
printf("gmbs::%.15f\n\n\n",gmbs);
printf(" Mobility Values :: \n");
printf("Ueff::%f\n\n\n",Ueff);
printf("rd::%f\n",rd);
printf("rs::%f\n\n\n",rs);
printf("Press e key to exit");
intext;
scanf("%d",&ext);
return 0;
}
float value (float main_value,intbase,intexp)
{
if ( exp!=1 )
{
return (main_value*(pow(base,exp)));}

